Two major phenomena: "self-hiddening" and "delayreconvergence", in sequential circuits are analyzed.
They are found to cause the dominance relationship which is valid in combinational circuits to be not valid anymore in sequential circuits. A singlefault fault collapsing procedure is proposed based on the studied r e s u l t s a n d applied t o 31 benchmark sequential circuits [l] , and the number of faults collapsed is 57%.
In testing, fault collapsing usually is employed to ease t h e burden for t e s t generation a n d fault simulation. Procedures had been proposed to collapse f a u l t s based on t h e equivalence a n d dominance relationships [2,3,4]. In sequential circuits, due to existence of storage elements and feedback p a t h s , f a u l t propagation is much complicated. Faults of dominance, after passing through delay elements and feedback paths, do not necessarily hold t h e relationship anymore. For singlefault sequential circuit fault collapsing, no explicit results on how to collapse faults had been reported.
This work studies the fault dominance in clocked sequential circuits and i t is to be shown that "selfhiddening" and "delay-reconvergence" are two major phenomena which i n v a l i d a t e t h e dominance relationship in a sequential circuit. A procedure is presented to collapse faults based on the studied relationships. T h e procedure is applied to the benchmark sequential circuits [l] , and the number of faults is reduced by 57%. and propagate to the node from which the faulty signal originates. An example is demonstrated in Fig.1 , where CM, is the combinational part of the circuit M1. The output fault p (E stuck-at-0) of G1 dominates the input fault a (B stuck-at-1) of G1 if it is only to consider the combinational part CM, of the circuit. However, if the whole sequential circuit is considered, there is a test sequence: (Fig.l(b) ). This fault list propagates to the lines F and H. After the next test pattern (l,l,l) is applied, the fault list for the line H passes through the D flip-flop and propagates to the line D. Under this pattern, the logic value "0" of the line E masks the fault p (E stuck-at-0). As a result, only the fault a can propagate through G1 and G2 to the output I. The fault signal originated a t the line E for the fault p propagates to the line E again and this faulty signal masks the fault p itself. Hence the dominance relationship between the fault a and the fault j 3 does not hold, and the fault a can be extracted from the propagating fault list under the applied test sequence. T h i s phenomenon i s called s e l fhiddening.
Definition 1 : A gate in a sequential circuit is said to be SH (Self--hiddening), if the gate is on closed paths which have an odd inversion panty with respect to a t least two inputs of this gate.
In Fig.1 In a combinational circuit. the outuut dominant fault a t a gate dominates all the input ciominated faults of the gate. In a sequential circuit, if a gate has closed odd inversion parity paths with respect to a t most one gate input, there exists a t least one input dominated
Self-Hiddenhp
When a signal Propagates in a sequential circuit, 'he signal may Pass through a feedback Path fault and the output dominant fault a t the gate, i.e.
for t h i s g a t e t h e r e i s not t h e self-hiddening branches of its fanout stem to the primary outputs phenomenon. pass through this fanout branch.
In sequential circuits, faulty signals, originated from a fault, may pass and be stored in delay elements then reconverge with the signals themselves. An example circuit M2 is shown in Fig.2 , where CM2 is the combinational part of the circuit, to demonstrate this phenomenon. For the faults a (A stuck-abl) and 
Definition 2:
The prime fanout branch defined here is similar to the "singular fanout branch" mentioned i n Reference
[3]. As shown in Fig.1 , for the fanout branches F and H of the stem line E, F is prime since all the paths from t h e branch H to t h e p r i m a r y o u t p u t p a s s through the branch F.
In a sequential circuit, faults at a prime fanout branch and a t its corresponding fanout stem are equivalent.
Definition 5:
In a sequential circuit, a D flip-flop is said to be non-SAD, if the D flip-flop is on paths which pass through different n u m b e r s of delay elements a n d have different inversion parities and reconverge.
For the example circuits of Fig A gate in a sequential circuit is said to be DR (delayEeconvergence), if the gate is on paths which Pass through different numbers of delay elements and have different inversion p a n ties and reconverge.
A D flip-flop is said to be setable f resetable, if it has a set/reset signal line to initialize the D flipflop. and has a n even inversion parity, and t h e other propagation p a t h including lines E, H, I, and J passes through one D flip-flop a n d h a s a n odd inversion parity. From Definition 2, G1 is a DR gate. For G2 and G3, since they are on paths which do not reconverge at any gate, they are not DR gates.
Definition 3:
A gate in a sequential circuit is said to be non-SAD (gelf-hiddening and delay-reconvergence), if the gate is both not SH and not D R In a n irredundant sequential circuit, t h e output dominant fault of a non-SAD gate can be collapsed since there exists at least one input dominated fault and the output dominant fault a t the gate.
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Definition 4:
In a sequential circuit, a fanout branch is said to be prime, if all the propagation paths from other fanout
In a sequential circuit, for a setable(resetab1e) D flipflop, the stuck-at-l(O) faults at t h e input and the output of the flip-flop are equivalent.
For a sequential circuit, by analyzing t h e above phenomena, i.e. to identify the non-SAD gates and D flip-flops and the prime fanout branches, faults of the equivalence and dominance relationships can be collapsed. The fault collapsing procedure for a synchronous irredundant sequential circuit is given a s follows: (stuck-at-0) on each primary input, each non prime fanout branch, and the output of each non setablehesetable and SAD D flip-flop. The flagged faults constitute a n representative set of prime faults (RSPF).
In t h e above, given a g a t e G, d a n d p a r e t h e controlling value and the inversion parity of G, respectively, and v = d EI p. For a n example, for a NAND gate, the controlling value d = 0, the inversion parity p = 1, and v = 0 CJ 1 = 1. T h e circuit example of Fig.1 can b e used t o demonstrate the above fault collapsing procedure:
Partition the circuit and levelize the combinational part. STEP 2: Identify G1 and G2 to be non-SAD gates, the D flip-flop to be a non-SAD flip-flop and line F to be prime. The RSPF consists of the stuck-at-1 fault a t line A, the stuck-at-1 fault a t line B, the stuck-at-1 fault a t line C, and the stuck-at-1 and stuck-at-0 faults a t line H.
The set of equivalent faults and the representative set of prime faults of the circuit are marked in Fig.3(a) and (b), respectively. The circuit originally has 16 total faults. After applying the equivalent-fault fault collapsing [ 13, the number of equivalent faults is reduced to 11. After applying the prime-fault fault collapsing, the number of prime faults is further reduced to 5 .
Another circuit example, the benchmark circuit s27 [ l ] , is shown in Fig.4 . The number of faults is reduced from 52 to 32 equivalent faults (shown in Fig.4(a) ), and 16 prime faults (shown in Fig..Q(b) , where all of gates and flip-flops are identified to be non-SAD and the branches of line 12-15 and line 11-+17 to be prime,) after applying the procedures. equivalent faults and prime faults after collapsing, the analyzed characteristics of the circuits such a s the numbers of D flip-flops, fanoubstems and gates, the numbers of non-SAD D flip-flops, prime fanoutbranches, and non-SAD gates are also included. For the prime fault, the number of C-prime faults is the number of faults obtained by applying the prime-fault fault collapsing procedure to the combinational parts of the circuits assuming that the circuits are in the full-scan mode, and the number of S-prime faults is the number of faults obtained by applying the above fault collapsing procedure to the whole part of these circuits. Comparing t h e v a l u e s of t h e s e two columns, for most of cases, the numbers of S-prime faults are greater than thoee of C-prime faults. This means that most of fault dominance relationships are invalidated due to the inclusion of delay elements. I t is interesting to note that, for circuits 827, s298, ~1 1 9 6 , and ~1 2 3 8 , the numbers of S-prime faults are smaller than those of C-prime faults. It is because some new f a u l t equivalence/dominance relationships, which originally do not exist in combinational networks, a r e introduced due t o inclusion of t h e feedback p a t h s a n d t h e delay elements. For a n example, t h e equivalence relationship between the prime fanout branch and its associated fanout stem is created when feedback paths are connected to the combinational network. Also, it can be seen that, i n general, the percentage of the numbers of reduced faults is proportional to the percentages of non-SAD gates and non-SAD D flipflops of the total gates and the total D flip-flops, respectively, of a circuit. The average final equivalent faults, C-prime faults, and S-prime faults to the original total faults after reduction are approximately 50%, 40%, and 43%, respectively. It is to be mentioned t h a t t h e proposed procedures a r e derived for irredundant circuits. However, the procedures can also be applied to redundant circuits except t h a t irredundant faults may be collapsed to redundant faults for which no tests can be found. Since for the above benchmark circuits, many contain redundant faults, the final fault sets obtained in Table 2 are not guaranteed to contain faults all detectable. A fault set derived from the procedures can be treated as an initial fault set of target faults [ 5 ] for a circuit for the l a t e r t e s t generation.
T h e r u n times for determination of SAD gates, prime fanout branches, and SAD D flip-hops for some of benchmark circuits are listed in Table 3 , where the time unit is 1/60 second of the SUN SPARC 330 workstation.
I n t h i s work, a study on t h e fault collapsing for synchronous sequential circuits has been presented. Two phenomena, self-hiddening a n d delayreconvergence, are identified which invalidate the combinational f a u l t dominance relationship in sequential circuits. These phenomena are caused by the existence of feedback paths and storage elements in sequential circuits. From this analysis, a singlefault fault collapsing procedure for synchronous The above procedures have been implemented in C language on a SUN SPARC 330 workstation and applied to the 31 benchmark circuits [l] , and the results are listed in Table 2 , where D flip-flops are assumed to be resetable. In the table, besides the number of original total faults, t h e numbers of Paper 35.3 irredundant sequential circuits has been proposed to reduce the faults needed to be generated test for. This procedure can not only 'be applied to a non-scan mode circuit but also can be applied to a full-scan mode circuit and a partial-scan mode circuit by cutting the inputs and the outputs of scannable D flip-flops as the primary outputs a n d t h e primary inputs of t h e circuit, respectively. This procedure has been applied to collapse faults for the 31 benchmark sequential circuits, and 57% reduction in the fault numbers as compared to t h e original total f a u l t s h a s been obtained.
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